Abstract-A 135-160 GHz active doubler has been developed in 45 nm CMOS SOl. Careful optimization is done on the transistor size, layout and transmission-lines in order to result in the best performance. The doubler shows a measured peak power of +3.5 dBm at 150 GHz and> 2 dBm at 140-160 GHz, at a bias voltage of 1 V. These were achieved at an input power of 7-8 dBm at 70-80 GHz, resulting in a conversion gain of -4 to -5 dBm. To our knowledge, these are the best results achieved for aD-band doubler in SiGe or CMOS, and shows that advanced CMOS technology can be used to generate wideband power above 100
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I . I NTRODUCTION
There is a lot of recent interest in transceivers and active imaging arrays above 100 GHz [1]- [4] . One of the key goal is the generation of adequate power, which is essential for Gbps cOlmnunication systems (SIN ratio), or to illuminate an scene for active imaging. There are two techniques to generate power at these frequencies: Amplifiers, and multiplier chains. Recently, SiGe and CMOS amplifiers have shown rvlO-12 dBm capabilities at 130-160 GHz [5] , [6] , but at these power levels, they require a large drive signal (> 0 dBm). Therefore, it is essential to develop multipliers with > 0 dBm output power so as to act either as independent wideband sources, or as drivers for amplifiers, mixers and modulators at D-band frequencies.
The active doubler is the most commonly used transistor multiplier to-date [7] - [9] . Due to its differential nature, it cancels the odd harmonic components (first and third), and generates efficient even harmonic levels (second and fourth). At D-band frequencies, the fourth harmonic level is very low (rv20 dB conversion loss), and optimization is done for the second harmonic. This topology has been used in 45nm CMOS and resulted in 0 dBm of power at 180 GHz and with good operation at 170-190 GHz [9] . The goal of this work is to optimize the active doubler and to study the limit of this technology. The goal is also a rv3 dB advance in the state of-the-art, so that CMOS multipliers can generate 2-4 dBm of wideband power at 130-160 GHz. Fig. l(a) presents the active doubler consisting of a differen tial amplifier biased in a class C mode, a fundamental reflector at the gate, and input and output matching networks. A balun is used at the input to convert the singl-ended GSG signal into a differential signal. The technology is 45nm CMOS SOl with 11 metal layers, and the transistor is connected from the bottom layers (poly-silicon and Ml layer) to the top layer (LB) using a large set of via holes and metal interconnects ( Fig. l(b) ). These are modeled using RC extraction up to the B3 layer and then using full electromagnetic simulator (Sonnet) from the B3 layer to the LB layer [10]. These additional parasitics are then included in the transistor model for simulations in Cadence.
II . D ESIGN
The two important design parameters for optimal perfor mance are: a) transistor size and b) required number of fingers for this specific size. The use of a fundamental reflector at the input and the transistor biasing point were explained before and are not repeated here [9] . The doubler is first simulated vs. varying the transistor size and a width of 30-40 J.Lm results in an output power of 2.9-3.5 dBm for a finger width of 0.5-1 J.Lm (Vdd=1 V, Vgate= 0.2 V) (Fig. 2) . Another simulation vs. finger width shows that, for a 30 J.Lm transistor, a 0.4-0.6 J.Lm finger width results in an output power of 3.8-3.5 dBm. The reason for the decrease in the output power and conversion gain above 0.5 J.Lm width is the higher gate resistance for the 1 J.Lm fingers (5 Sl) vs. the 0.5 J.Lm fingers (1.5 Sl), which is in series with the transistor input impedance. Therefore, a 60xO.S !Jm transistor layout results in better performance than a 30xl!Jm layout (including all the connection parasitics to LB). However, stability analysis indicated that a 60xO.S !Jm transistor is unstable under high bias condition (Sn and S 22 > I), and therefore, a SOxO.6 !Jm transistor is chosen since it provides the highest output power and unconditional stability.
The next step is to match the transistor differential input impedance of 3S-j 180 n at 7S GHz to the input SO n port. This is done using a microstrip stub matching network and a balun. Microstrip lines are used since they have a lower loss than CPW lines at W-band (Fig. 3) . The balun is first optimized for excellent balance using Sonnet (�(G) = 0.1 dB and �(¢) = 3° between output ports at 70-80 GHz), and then its S-parameters are used together with a symmetrical stub network for the input matching network. The SO tF capacitor is done using Cl to B3 metal layers using the PDK models and its interconnections from B3 to LB are modeled in Sonnet. The output impedance is S.S-j38 n at 140-160 GHz and this is matched to the output SO n port using a single inductive stub and a 90 fF capacitor (again, in microstrip and simulated in Sonnet). The entire Sonnet circuit is shown in Fig. 4(a) , and the loci of the gate, drain, input and output impedances are shown in Fig. 4(b) . )'1zo= 100 0) 
'(ij 6 and care was taken to calibrate the power to the GSG pads. This is done by first calibrating the loss the WR-lO and WR-6 waveguide set-ups to the probe inputs, and then measuring the WR-lO and WR-6 probe loss using a back-to back configuration. Therefore, all power levels are referenced [6] to the probe tips, and include the input and output GSG pad loss (0.15-0.3 dB at 75-150 GHz). Fig. 7 (a) presents the measured output power and conversion gain vs. input power at 150 GHz (Vgate = 0.2 V). An output power of +3.5 dBm is achieved with a conversion gain of -4.5 dB at 7 dBm input power, and at a bias current of 25 mA The output power vs. frequency is > 2 dBm from 140-160 GHz with a peak of +3.5 dBm at 147-150 GHz. The conversion gain is -5 to -7.5 dB at 140-160 GHz for peak output power. Measurements agree well with simulations knowing that such wideband measurements have an inherent error of 0.5-1 dB. The measured fundamental leakage is < -20 dBc. The measured current vs. input power also agrees very well with simulations (Fig. 8) . 
